Hardware/Software Co-Training by FPGA/ASIC Synthesis and programming of a RISC Microprocessor-Core
نویسندگان
چکیده
This paper describes the combination of educating both, hardware and software with one practical lab. The needs to offer such a co-training concept are brought out by the demands of industry towards the desired skills of today’s engineers. An engineer’s view must no longer be restricted to his/her own work, but has to be widened to a complete system view. To provide an appropriate education scheme the university courses have to adapt to these changes. Therefore an innovative lab concept is presented here. Its goal is to improve students skills not only in a single direction, but to deliver an efficient inter disciplinary hardware/software lab course, combined with training state-of-the-art industrial architectures and relevant tools.
منابع مشابه
FPGA prototyping of a RISC processor core for embedded applications
Application-specific processors offer an attractive option in the design of embedded systems by providing high performance for a specific application domain. In this work, we describe the use of a reconfigurable processor core based on an RISC architecture as starting point for application-specific processor design. By using a common base instruction set, development cost can be reduced and des...
متن کاملFPGA Rapid Prototyping of Application-Specific Processors
In this paper, we show how field programmable gate arrays can be used to generate prototypes of application specific processors for real-time testing and evaluation. In this work, we base our application specific processor on an existing RISC architecture, namely the MIPS-I. Apart from proven performance, this approach allows us to use an existing environment for software development based on q...
متن کاملPACE: A Dynamic Programming Algorithm for Hardware/Software Partitioning
This paper presents the PACE partitioning algorithm which is used in the LYCOS co-synthesis system for partitioning control/dataaow graphs into hardware-and software parts. The algorithm is a dynamic programming algorithm which solves both the problem of minimizing system execution time with a hardware area constraint and the problem of minimizing hardware area with a system execution time cons...
متن کاملIndependent Component Analyses, Wavelets, Unsupervised Nano-Biomimetic Sensors, and Neural Networks V
The design of an microprocessor is a long, tedious, and error-prone task consisting of typically three design phases: architecture exploration, software design (assembler, linker, loader, profiler), architecture implementation (RTL generation for FPGA or cell-based ASIC) and verification. The Language for instruction-set architectures (LISA) allows to model a microprocessor not only from instru...
متن کاملImplementation of a RISC Processor Core for SoC Designs – FPGA Prototype vs. ASIC Implementation
In this paper, an implementation of a RISC processor core for SoC designs is presented. We analyze the differences between a prototypical FPGA implementation and standard cell realizations in an 0.6μm and an 0.13μm technology, respectively. The core was developed by using the hardware description language VHDL, which offers the opportunity of adding special, optimized hardware blocks for variou...
متن کامل